|
|
|
(18.222.23.3)
|
|
Users online: 14595
|
|
|
|
|
|
|
Ijournet
|
|
|
|
|
|
|
Design and Implementation of Ecrl and Sqal Logic Based Low Leakage Power Full Adders Sravani M. Venkata1, Haripriya D.2 1Student, Saveetha School of Engineering, Saveetha university, Chennai 2Associate professor, Saveetha School of Engineering, Saveetha university, Chennai Online published on 16 January, 2018. Abstract The minimization of total power consumption using Efficient Charge Recovery Logic (ECRL) and Secured-Quasi Adiabatic Logic (SQAL) for low power adder architectures are proposed in this paper. They are implemented in CMOS 90nm Generic Process Design Kit (GPDK) technology library. The main objective of the propose technique is minimize the total Power consumption of a full adder using ECRL and SQAL based adder architectures are compared in this paper. These adders were simulated using Cadence Virtuoso Analog Design Environment (ADE) Electronic Design Automation Tool (EDA). The simulations were carried out at temperature 27 ºC. The power consumption of the proposed adders was minimized so that these adders can be used for low power applications. Top Keywords Adder Architectures, Low Power, Ripple Carry Adder, Incremental Adder, Triangular Adder and CMOS. Top | |
|
|
|
|
║ Site map
║
Privacy Policy ║ Copyright ║ Terms & Conditions ║
|
|
|
762,653,365 visitor(s) since 30th May, 2005.
|
|
All rights reserved. Site designed and maintained by DIVA ENTERPRISES PVT. LTD..
|
|
Note: Please use Internet Explorer (6.0 or above). Some functionalities may not work in other browsers.
|